Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

83

MICRO
2002
IEEE

105views Hardware» more MICRO 2002»

Power protocol: reducing power dissipation on off-chip data buses

15 years 7 months ago

Power protocol: reducing power dissipation on off-chip data buses

Download cucis.ece.northwestern.edu

K. Basu, Alok N. Choudhary, Jayaprakash Pisharath,

Real-time Traffic

Hardware | MICRO 2002 |

claim paper

Related Content

» VALVE Variable Length Value Encoder for OffChip Data Buses

» LowPower Bus Transform Coding for Multilevel Signals

» A tunable bus encoder for offchip data buses

» Simultaneous scheduling and binding for power minimization during microarchitecture synthe...

» Speculative supplier identification for reducing power of interconnects in snoopy cache co...

» Combining wire swapping and spacing for lowpower deepsubmicron buses

» A PowerAware PredictionBased Cache Coherence Protocol for Chip Multiprocessors

» Design of a highthroughput lowpower IS95 Viterbi decoder

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	MICRO
Authors	K. Basu, Alok N. Choudhary, Jayaprakash Pisharath, Mahmut T. Kandemir

Comments (0)