Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

124

SIGMETRICS
2002
ACM

80views Hardware» more SIGMETRICS 2002»

Toward reducing processor simulation time via dynamic reduction of microarchitecture complexity

15 years 2 months ago

Toward reducing processor simulation time via dynamic reduction of microarchitecture complexity

Download www.ece.nmsu.edu

As processor microarchitectures continue to increase in complexity, so does the time required to explore the design space. Performing cycle

Jeanine Cook, Richard L. Oliver, Eric E. Johnson

Real-time Traffic

Hardware | Processor Models | SIGMETRICS 2002 | Simulation | Time Cost |

claim paper

Related Content

» Power balanced pipelines

» DIVA A Reliable Substrate for Deep Submicron Microarchitecture Design

» Execution Latency Reduction via Variable Latency Pipeline and Instruction Reuse

» Dynamic thermal management via architectural adaptation

» Dynamic nonlinear cache architecture for powersensitive mobile processors

» Dynamic multicore cache coherence architecture for powersensitive mobile processors

» Dynamic Optimization of MicroOperations

» Leveraging 3D Technology for Improved Reliability

» HighPerformance Resource Allocation and Request Redirection Algorithms for Web Clusters

Post Info
More Details (n/a)

Added	23 Dec 2010
Updated	23 Dec 2010
Type	Journal
Year	2002
Where	SIGMETRICS
Authors	Jeanine Cook, Richard L. Oliver, Eric E. Johnson

Comments (0)