Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

54

DAC
2005
ACM

favoriteEmaildiscussreport

95views Computer Architecture» more DAC 2005»

A variation tolerant subthreshold design approach

15 years 12 days ago

A variation tolerant subthreshold design approach

Download www.cs.york.ac.uk

Nikhil Jayakumar, Sunil P. Khatri

Real-time Traffic

Computer Architecture | DAC 2005 |

claim paper

Related Content

» Variationdriven device sizing for minimum energy subthreshold circuits

» Soft error vulnerability aware process variation mitigation

» A subthreshold single ended IO SRAM cell design for nanometer CMOS technologies

» Mapping statistical process variations toward circuit performance variability an analytica...

» Variabilityaware optimization of nanoCMOS Active Pixel Sensors using design and analysis o...

» Statistical Leakage and Timing Optimization for Submicron Process Variation

» A Novel VariationTolerant Keeper Architecture for HighPerformance LowPower Wide FanIn Dyna...

» Guiding Circuit Level FaultTolerance Design with Statistical Methods

» Lowpower processvariation tolerant arithmetic units using inputbased elastic clocking

Post Info
More Details (n/a)

Added	13 Oct 2010
Updated	13 Oct 2010
Type	Conference
Year	2005
Where	DAC
Authors	Nikhil Jayakumar, Sunil P. Khatri

Comments (0)