150 search results - page 11 / 30 » A 64-bit stream processor architecture for scientific applic... |
DATE
2010
IEEE
15 years 2 months ago
2010
IEEE
Abstract—In conventional static implementations for correlated streaming applications, computing resources may be inefficiently utilized since multiple stream processors may sup...
IPPS
1996
IEEE
15 years 1 months ago
1996
IEEE
The growing disparity between processor and memory speeds has caused memory bandwidth to become the performance bottleneck for many applications. In particular, this performance g...
EUROPAR
1995
Springer
15 years 1 months ago
1995
Springer
The growing disparity between processor and memory speeds has caused memory bandwidth to become the performance bottleneck for many applications. In particular, this performance ga...
FPL
2006
Springer
15 years 1 months ago
2006
Springer
This paper presents an implementation of a high-performance network application layer parser in FPGAs. At the core of the architecture resides a pattern matcher and a parser. The ...
104
click to vote
ARITH
2005
IEEE
15 years 3 months ago
2005
IEEE
The floating-point unit in the Synergistic Processor Element of the 1st generation multi-core CELL Processor is described. The FPU supports 4-way SIMD single precision and intege...