Sciweavers

478 search results - page 40 / 96
» A Cognitive Model for Software Architecture Complexity
Sort
View
CODES
2004
IEEE
15 years 1 months ago
Fast exploration of bus-based on-chip communication architectures
As a result of improvements in process technology, more and more components are being integrated into a single System-on-Chip (SoC) design. Communication between these components ...
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...
90
Voted
DAC
2006
ACM
15 years 3 months ago
SystemC transaction level models and RTL verification
This paper describes how systems companies are adopting SystemC transaction level models for system on chip design and verification, and how these transaction level models are bei...
Stuart Swan
ISORC
2007
IEEE
15 years 4 months ago
Device Modeling for a Flexible Embedded Systems Development Process
Methodologies, techniques and tools that currently support the embedded systems (ESs) development process prove inadequate for today’s complex ESs. Adopted traditional architect...
Kleanthis C. Thamboulidis, George S. Doukas, Giann...
89
Voted
ARCS
2009
Springer
15 years 4 months ago
Empirical Performance Models for Java Workloads
Abstract. Java is widely deployed on a variety of processor architectures. Consequently, an understanding of microarchitecture level Java performance is critical to optimize curren...
Pradeep Rao, Kazuaki Murakami
74
Voted
WSC
1998
14 years 11 months ago
A Workbench for Predicting the Performances of Distributed Object Architectures
The development of a Distributed Information System (DIS) can lead to critical bottlenecks because of the underlying architecture, which is becoming more and more complex. Todays ...
Sophie Dumas, Georges Gardarin