Sciweavers

881 search results - page 20 / 177
» A Communication Interface for Multiprocessor Signal Processi...
Sort
View
ISCAS
2005
IEEE
154views Hardware» more  ISCAS 2005»
15 years 9 months ago
HIBI-based multiprocessor SoC on FPGA
Abstract — FPGAs offer excellent platform for System-onChips consisting of Intellectual Property (IP) blocks. The problem is that IP blocks and their interconnections are often F...
Erno Salminen, Ari Kulmala, Timo D. Hämä...
145
Voted
IUI
2010
ACM
16 years 28 days ago
A POMDP approach to P300-based brain-computer interfaces
Most of the previous work on non-invasive brain-computer interfaces (BCIs) has been focused on feature extraction and classification algorithms to achieve high performance for the...
Jaeyoung Park, Kee-Eung Kim, Sungho Jo
109
Voted
TVLSI
2010
14 years 10 months ago
A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors
A new inter-processor communication architecture for chip multiprocessors is proposed which has a low area cost, flexible routing capability, and supports globally asynchronous loc...
Zhiyi Yu, Bevan M. Baas
FDL
2005
IEEE
15 years 9 months ago
Automatic synthesis of the Hardware/Software Interface
Although Moore’s Law enables a huge number of components to be integrated into a single chip, design methods that will allow system architects to put the components together to ...
Francesco Regazzoni, André C. Nácul,...
ISCAS
2008
IEEE
101views Hardware» more  ISCAS 2008»
15 years 10 months ago
A serial communication infrastructure for multi-chip address event systems
— In recent years there have been an increasing number of research groups that have begun to develop multi-chip address-event systems. The communication protocol used to transmit...
Daniel Bernhard Fasnacht, Adrian M. Whatley, Giaco...