Sciweavers

1532 search results - page 272 / 307
» A Comparison of RESTART Implementations
Sort
View
CODES
2007
IEEE
15 years 4 months ago
Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC
Heterogeneous multiprocessors are emerging as the dominant implementation approach to embedded multiprocessor systems. In addition to having processing elements suited to the targ...
Brett H. Meyer, Donald E. Thomas
ICNS
2007
IEEE
15 years 4 months ago
IGMPS, a New Tool for Estimating End-to-End Available Bandwidth in IP Network Paths
— This paper presents a new end-to-end available bandwidth measurement tool called IGMPS (Improved Gap Model using Packet Size parameter). IGMPS is a lightweight tool based on a ...
Ahmed Ait Ali, Francis Lepage
INFOCOM
2007
IEEE
15 years 4 months ago
Queuing Delays in Randomized Load Balanced Networks
—Valiant’s concept of Randomized Load Balancing (RLB), also promoted under the name ‘two-phase routing’, has previously been shown to provide a cost-effective way of implem...
Ravi Prasad, Peter J. Winzer, Sem C. Borst, Marina...
KBSE
2007
IEEE
15 years 4 months ago
Unit testing concurrent software
There are many difficulties associated with developing correct multithreaded software, and many of the activities that are simple for single threaded software are exceptionally ha...
William Pugh, Nathaniel Ayewah
MICRO
2007
IEEE
168views Hardware» more  MICRO 2007»
15 years 4 months ago
Global Multi-Threaded Instruction Scheduling
Recently, the microprocessor industry has moved toward chip multiprocessor (CMP) designs as a means of utilizing the increasing transistor counts in the face of physical and micro...
Guilherme Ottoni, David I. August