Sciweavers

84 search results - page 11 / 17
» A Configurable Logic Architecture for Dynamic Hardware Softw...
Sort
View
80
Voted
HPCA
2005
IEEE
15 years 12 months ago
Software Directed Issue Queue Power Reduction
The issue logic of a superscalar processor dissipates a large amount of static and dynamic power. Furthermore, its power density makes it a hot-spot requiring expensive cooling sy...
Antonio González, Jaume Abella, Michael F. ...
ERSA
2006
111views Hardware» more  ERSA 2006»
15 years 1 months ago
Promises and Pitfalls of Reconfigurable Supercomputing
Reconfigurable supercomputing (RSC) combines programmable logic chips with high performance microprocessors, all communicating over a high bandwidth, low latency interconnection n...
Maya Gokhale, Christopher Rickett, Justin L. Tripp...
DAGSTUHL
2006
15 years 1 months ago
Physical 2D Morphware and Power Reduction Methods for Everyone
Dynamic and partial reconfiguration discovers more and more the focus in academic and industrial research. Modern systems in e.g. avionic and automotive applications exploit the p...
Jürgen Becker, Michael Hübner, Katarina ...
78
Voted
ERSA
2008
118views Hardware» more  ERSA 2008»
15 years 1 months ago
A Framework to Improve IP Portability on Reconfigurable Computers
- This paper presents a framework that improves the portability and ease-of-use issues of current Reconfigurable Computers (RCs). These two drawbacks should be solved in order for ...
Miaoqing Huang, Ivan Gonzalez, Sergio López...
CLUSTER
2004
IEEE
15 years 3 months ago
Rolls: modifying a standard system installer to support user-customizable cluster frontend appliances
The Rocks toolkit [9], [7], [10] uses a graph-based framework to describe the configuration of all node types (termed appliances) that make up a complete cluster. With hundreds of...
Greg Bruno, Mason J. Katz, Federico D. Sacerdoti, ...