Sciweavers

84 search results - page 12 / 17
» A Configurable Logic Architecture for Dynamic Hardware Softw...
Sort
View
WORDS
2003
IEEE
15 years 4 months ago
A Framework for Scalable Analysis and Design of System-wide Graceful Degradation in Distributed Embedded Systems
We present a framework that will enable scalable analysis and design of graceful degradation in distributed embedded systems. We define graceful degradation in terms of utility. A...
Charles P. Shelton, Philip Koopman, William Nace
FPGA
2008
ACM
136views FPGA» more  FPGA 2008»
15 years 1 months ago
A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs
Functional full-system simulators are powerful and versatile research tools for accelerating architectural exploration and advanced software development. Their main shortcoming is...
Eric S. Chung, Eriko Nurvitadhi, James C. Hoe, Bab...
DATE
1998
IEEE
153views Hardware» more  DATE 1998»
15 years 3 months ago
An Energy-Conscious Exploration Methodology for Reconfigurable DSPs
As the "system-on-a-chip" concept is rapidly becoming a reality, time-to-market and product complexity push the reuse of complex macromodules. Circuits combining a varie...
Jan M. Rabaey, Marlene Wan
ECMDAFA
2005
Springer
236views Hardware» more  ECMDAFA 2005»
15 years 5 months ago
Model-Driven Architecture for Hard Real-Time Systems: From Platform Independent Models to Code
The model-driven software development for hard real-time systems promotes the usage of the platform independent model as major design artifact. It is used to develop the software l...
Sven Burmester, Holger Giese, Wilhelm Schäfer
CODES
2003
IEEE
15 years 4 months ago
Design space exploration of a hardware-software co-designed GF(2m) galois field processor for forward error correction and crypt
This paper describes a hardware-software co-design approach for flexible programmable Galois Field Processing for applications which require operations over GF(2m ), such as RS an...
Wei Ming Lim, Mohammed Benaissa