Sciweavers

2 search results - page 1 / 1
» A DVS-based pipelined reconfigurable instruction memory
Sort
View
110
Voted
DAC
2009
ACM
16 years 1 months ago
A DVS-based pipelined reconfigurable instruction memory
Energy consumption is of significant concern in battery operated embedded systems. In the processors of such systems, the instruction cache consumes a significant fraction of the ...
Zhiguo Ge, Tulika Mitra, Weng-Fai Wong
FPL
2010
Springer
146views Hardware» more  FPL 2010»
14 years 10 months ago
Software Managed Distributed Memories in MPPAs
When utilizing reconfigurable hardware there are many applications that will require more memory than is available in a single hardware block. While FPGAs have tools and mechanisms...
Robin Panda, Jimmy Xu, Scott Hauck