Sciweavers

714 search results - page 106 / 143
» A Decompression Architecture for Low Power Embedded Systems
Sort
View
VLSID
2001
IEEE
129views VLSI» more  VLSID 2001»
16 years 27 days ago
Power-aware Multimedia Systems using Run-time Prediction
The need for low-power multimedia processing is integral to portable and embedded devices such as cell phones, wireless terminals, multimedia handhelds and PDAs. The multimedia pr...
Pavan Kumar, Mani B. Srivastava
71
Voted
FPL
2003
Springer
81views Hardware» more  FPL 2003»
15 years 5 months ago
Software Decelerators
This paper introduces the notion of a software decelerator, to be used in logic-centric system architectures. Functions are offloaded from logic to a processor, accepting a speed ...
Eric Keller, Gordon J. Brebner, Philip James-Roxby
75
Voted
DAC
2008
ACM
16 years 1 months ago
Compiler-driven register re-assignment for register file power-density and temperature reduction
Temperature hot-spots have been known to cause severe reliability problems and to significantly increase leakage power. The register file has been previously shown to exhibit the ...
Xiangrong Zhou, Chenjie Yu, Peter Petrov
ICVS
2001
Springer
15 years 5 months ago
A Modular Software Architecture for Real-Time Video Processing
An increasing number of computer vision applications require on-line processing of data streams, preferably in real-time. This trend is fueled by the mainstream availability of low...
Alexandre R. J. François, Gérard G. ...
130
Voted
JEC
2006
100views more  JEC 2006»
15 years 14 days ago
RC-SIMD: Reconfigurable communication SIMD architecture for image processing applications
During the last two decades, Single Instruction Multiple Data (SIMD) processors have become important architectures in embedded systems for image processing applications. The main ...
Hamed Fatemi, Bart Mesman, Henk Corporaal, Twan Ba...