714 search results - page 49 / 143 » A Decompression Architecture for Low Power Embedded Systems |
82
Voted
DAC
2004
ACM
16 years 1 months ago
2004
ACM
Code compression has been shown to be an effective technique to reduce code size in memory constrained embedded systems. It has also been used as a way to increase cache hit ratio...
89
Voted
ICIP
1999
IEEE
16 years 2 months ago
1999
IEEE
A new chip-set for video display processing in a consumer television or set-top box is presented. Key aspect of the chip-set is a high flexibility and programmability of multi-win...
128
click to vote
JTRES
2010
ACM
15 years 23 days ago
2010
ACM
Chip-multiprocessors offer increased processing power at a low cost. However, in order to use them for real-time systems, tasks have to be scheduled efficiently and predictably. I...
103
Voted
ASYNC
2000
IEEE
15 years 5 months ago
2000
IEEE
Self-timed systems often have to communicate with their environment through a clocked interface. For example, off-chip memory may require clocking and this can reduce the benefit...
110
click to vote
ISLPED
2003
ACM
15 years 5 months ago
2003
ACM
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...