59 search results - page 4 / 12 » A Delay Model and Speculative Architecture for Pipelined Rou... |
ICCAD
2001
IEEE
15 years 10 months ago
2001
IEEE
The aim of this work is to provide an elegant and accurate static execution timing model for 32-bit microprocessor instruction sets, covering also inter–instruction effects. Suc...
139
Voted
MASCOTS
2004
15 years 2 months ago
2004
Architectural designs for routers and networks of routers to support mobile communication are analysed for their end-to-end performance using a simple Markov model. In view of the...
ICC
2008
IEEE
15 years 7 months ago
2008
IEEE
—Deep space communications are an important research line in scientific community. The possibility of performing the communication between earth and other planets is an excitant ...
117
click to vote
ISCA
2008
IEEE
15 years 1 months ago
2008
IEEE
Network-on-Chip (NoC) architectures have been adopted by a growing number of multi-core designs as a flexible and scalable solution to the increasing wire delay constraints in the...
123
click to vote
ICPP
1991
IEEE
15 years 4 months ago
1991
IEEE
The memory consistency model supported by a multiprocessor directly affects its performance. Thus, several attempts have been made to relax the consistency models to allow for mor...