Sciweavers

238 search results - page 27 / 48
» A Distributed Control Path Architecture for VLIW Processors
Sort
View
114
Voted
SPAA
2003
ACM
15 years 8 months ago
Quantifying instruction criticality for shared memory multiprocessors
Recent research on processor microarchitecture suggests using instruction criticality as a metric to guide hardware control policies. Fields et al. [3, 4] have proposed a directed...
Tong Li, Alvin R. Lebeck, Daniel J. Sorin
136
Voted
HPCA
1999
IEEE
15 years 7 months ago
Impulse: Building a Smarter Memory Controller
Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse supports application-specific optimizations through...
John B. Carter, Wilson C. Hsieh, Leigh Stoller, Ma...
142
Voted
ASPLOS
2006
ACM
15 years 9 months ago
Architectural support for software-based protection
Control-Flow Integrity (CFI) is a property that guarantees program control flow cannot be subverted by a malicious adversary, even if the adversary has complete control of data m...
Mihai Budiu, Úlfar Erlingsson, Martí...
HPCA
2007
IEEE
16 years 3 months ago
Improving Branch Prediction and Predicated Execution in Out-of-Order Processors
If-conversion is a compiler technique that reduces the misprediction penalties caused by hard-to-predict branches, transforming control dependencies into data dependencies. Althou...
Eduardo Quiñones, Joan-Manuel Parcerisa, An...
142
Voted
INFOCOM
2011
IEEE
14 years 6 months ago
A real-time multicast routing scheme for multi-hop switched fieldbuses
—The rapid scaling up of Networked Control Systems (NCS) is forcing traditional single-hop shared medium industrial fieldbuses (a.k.a. fieldbuses) to evolve toward multi-hop sw...
Lixiong Chen, Xue Liu, Qixin Wang, Yufei Wang