Sciweavers

1052 search results - page 63 / 211
» A Distributed Performance Analysis Architecture for Clusters
Sort
View
DATE
2006
IEEE
100views Hardware» more  DATE 2006»
15 years 10 months ago
Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh
NoC architectures can be adopted to support general communications among multiple IPs over multi-processor Systems on Chip (SoCs). In this work we illustrate the modeling and simu...
Luciano Bononi, Nicola Concer
WMPI
2004
ACM
15 years 9 months ago
Cache organizations for clustered microarchitectures
Clustered microarchitectures are an effective organization to deal with the problem of wire delays and complexity by partitioning some of the processor resources. The organization ...
José González, Fernando Latorre, Ant...
HIPC
2009
Springer
15 years 1 months ago
Fast checkpointing by Write Aggregation with Dynamic Buffer and Interleaving on multicore architecture
Large scale compute clusters continue to grow to ever-increasing proportions. However, as clusters and applications continue to grow, the Mean Time Between Failures (MTBF) has redu...
Xiangyong Ouyang, Karthik Gopalakrishnan, Tejus Ga...
CRITIS
2009
15 years 5 months ago
Towards Early Warning Systems - Challenges, Technologies and Architecture
We present the architecture of an automatic early warning system (EWS) that aims at providing predictions and advice regarding security threats in information and communication tec...
Martin Apel, Joachim Biskup, Ulrich Flegel, Michae...
CN
1999
115views more  CN 1999»
15 years 3 months ago
A large scale distributed intrusion detection framework based on attack strategy analysis
To appropriately address the problem of large-scale distributed intrusion assessment/detection, issues such as information exchange, work division and coordination amongst various...
Ming-Yuh Huang, Robert J. Jasper, Thomas M. Wicks