1834 search results - page 110 / 367 » A Dynamic Multithreading Processor |
122
click to vote
CGO
2009
IEEE
15 years 9 months ago
2009
IEEE
The development of high-performance libraries has become extraordinarily difficult due to multiple processor cores, vector instruction sets, and deep memory hierarchies. Often, t...
DATE
2009
IEEE
15 years 9 months ago
2009
IEEE
This paper presents a novel technique for the modeling, simulation, and analysis of real-time applications on MultiProcessor Systems-on-Chip (MPSoCs). This technique is based on a...
CGO
2008
IEEE
15 years 9 months ago
2008
IEEE
Vector-thread (VT) architectures exploit multiple forms of parallelism simultaneously. This paper describes a compiler for the Scale VT architecture, which takes advantage of the ...
108
click to vote
DATE
2008
IEEE
15 years 9 months ago
2008
IEEE
The following study shows a direct comparison of memory write policies in Shared Memory Multicore Systems. Although there are much work and many studies about this issue, our work...
133
Voted
PACT
2007
Springer
15 years 8 months ago
2007
Springer
Abstract. It has been already verified that hardware-supported finegrain synchronization provides a significant performance improvement over coarse-grained synchronization mecha...