Sciweavers

1834 search results - page 172 / 367
» A Dynamic Multithreading Processor
Sort
View
IWOMP
2007
Springer
16 years 13 days ago
Supporting OpenMP on Cell
The Cell processor is a heterogeneous multi-core processor with one Power Processing Engine (PPE) core and eight Synergistic Processing Engine (SPE) cores. Each SPE has a directly...
Kevin O'Brien, Kathryn M. O'Brien, Zehra Sura, Ton...
STACS
2005
Springer
15 years 11 months ago
Speed Scaling to Manage Temperature
Speed scaling is a power management technique that involves dynamically changing the speed of a processor. We study policies for setting the speed of the processor for both of the ...
Nikhil Bansal, Kirk Pruhs
ICS
2001
Tsinghua U.
15 years 10 months ago
Reducing the complexity of the issue logic
The issue logic of dynamically scheduled superscalar processors is one of their most complex and power-consuming parts. In this paper we present alternative issue-logic designs th...
Ramon Canal, Antonio González
IPPS
1998
IEEE
15 years 10 months ago
Evaluation of a Low-Power Reconfigurable DSP Architecture
Abstract. Programmability is an important capability that provides flexible computing devices, but it incurs significant performance and power penalties. We have proposed an archit...
Arthur Abnous, Katsunori Seno, Yuji Ichikawa, Marl...
209
Voted
PLSA
1994
15 years 10 months ago
Technological Steps toward a Software Component Industry
A machine_independent abstract program representation is presented that is twice as compact as machine code for a CISC processor. It forms the basis of an implementation, in which ...
Michael Franz