Sciweavers

6 search results - page 1 / 2
» A FPGA-based Parallel Architecture for Scalable High-Speed P...
Sort
View
INFOCOM
2003
IEEE
13 years 11 months ago
Exploiting Parallelism to Boost Data-Path Rate in High-Speed IP/MPLS Networking
Abstract—Link bundling is a way to increase routing scalability whenever a pair of Label Switching Routers in MPLS are connected by multiple parallel links. However, link bundlin...
Indra Widjaja, Anwar Elwalid
FPL
2006
Springer
105views Hardware» more  FPL 2006»
13 years 9 months ago
A Scalable Network ASIP Enabling Flow Awareness in Ethernet Access
In this paper we research an FPGA based Application Specific Instruction Set Processor (ASIP) tailored to the needs of a flow aware Ethernet access node. The processor has an arch...
K. Van Renterghem, Dieter Verhulst, S. Verschuere,...
GLOBECOM
2009
IEEE
13 years 9 months ago
Energy-Efficient Multi-Pipeline Architecture for Terabit Packet Classification
Energy efficiency has become a critical concern in designing high speed packet classification engines for next generation routers. Although TCAM-based solutions can provide high th...
Weirong Jiang, Viktor K. Prasanna
AINA
2005
IEEE
13 years 11 months ago
Fast and Scalable Multi-TCAM Classification Engine for Wide Policy Table Lookup
With the explosive growth of Internet traffic, the next generation switches are designed to provide forwarding speed up to 10Gbps or above. To meet the challenges of delivering wi...
Nen-Fu Huang, Kwei-Bor Chen, Whai-En Chen