Sciweavers

86 search results - page 9 / 18
» A Fast FPGA Implementation of a General Purpose Neuron
Sort
View
FPGA
2005
ACM
95views FPGA» more  FPGA 2005»
15 years 10 months ago
The Stratix II logic and routing architecture
This paper describes the Altera Stratix II™ logic and routing architecture. This architecture features a novel adaptive logic module (ALM) that is based on a 6-LUT, but can be p...
David M. Lewis, Elias Ahmed, Gregg Baeckler, Vaugh...
161
Voted

Publication
241views
15 years 6 months ago
Fast and Automatic Object Pose Estimation for Range Images on the GPU
We present a pose estimation method for rigid objects from single range images. Using 3D models of the objects, many pose hypotheses are compared in a data-parallel version of t...
In Kyu Park, Marcel Germann, Michael D. Breitenste...
155
Voted
FSE
1997
Springer
131views Cryptology» more  FSE 1997»
15 years 9 months ago
Fast Software Encryption: Designing Encryption Algorithms for Optimal Software Speed on the Intel Pentium Processor
Most encryption algorithms are designed without regard to their performance on top-of-the-line microprocessors. This paper discusses general optimization principles algorithms desi...
Bruce Schneier, Doug Whiting
146
Voted
WISE
2000
Springer
15 years 9 months ago
Architecture of a Content Management Server for XML Document Applications
The paper describes the data model used to implement the SIM Content Management Server, an SGML/XML-native content server designed to support extremely fast data access to and dyn...
Timothy Arnold-Moore, Michael Fuller, Alan J. Kent...
VLSISP
2011
358views Database» more  VLSISP 2011»
15 years 7 days ago
Accelerating Machine-Learning Algorithms on FPGAs using Pattern-Based Decomposition
Machine-learning algorithms are employed in a wide variety of applications to extract useful information from data sets, and many are known to suffer from superlinear increases in ...
Karthik Nagarajan, Brian Holland, Alan D. George, ...