Sciweavers

154 search results - page 11 / 31
» A Formal Verification Approach for IP-based Designs
Sort
View
ISSRE
2000
IEEE
15 years 6 months ago
Can Intuition Become Rigorous? Foundations for UML Model Verification Tools
The Unified Modeling Language, UML, is the objectoriented notation adopted as the standard for objectoriented Analysis and Design by the Object Management Group. This paper report...
José Luis Fernández Alemán, J...
SIGSOFT
2005
ACM
16 years 2 months ago
Towards a unified formal model for supporting mechanisms of dynamic component update
The continuous requirements of evolving a delivered software system and the rising cost of shutting down a running software system are forcing researchers and practitioners to fin...
Junrong Shen, Xi Sun, Gang Huang, Wenpin Jiao, Yan...
EUROMICRO
2000
IEEE
15 years 6 months ago
Formal Coverification of Embedded Systems Using Model Checking
The complexity of embedded systems is increasing rapidly. In consequence, new verification techniques that overcome the limitations of traditional methods and are suitable for har...
Luis Alejandro Cortés, Petru Eles, Zebo Pen...
105
Voted
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 6 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
TVLSI
2008
151views more  TVLSI 2008»
15 years 1 months ago
Guest Editorial Special Section on Design Verification and Validation
ion levels. The framework also supports the generation of test constraints, which can be satisfied using a constraint solver to generate tests. A compositional verification approac...
I. Harris, D. Pradhan