Sciweavers

222 search results - page 33 / 45
» A Formal Verification Methodology for Checking Data Integrit...
Sort
View
SOFTVIS
2010
ACM
14 years 12 months ago
TIE: an interactive visualization of thread interleavings
Multi-core processors have become increasingly prevalent, driving a software shift toward concurrent programs which best utilize these processors. Testing and debugging concurrent...
Gowritharan Maheswara, Jeremy S. Bradbury, Christo...
DAC
2004
ACM
16 years 20 days ago
Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs
The negative effect of electromigration on signal and power line lifetime and functional reliability is an increasingly important problem for the physical design of integrated cir...
Goeran Jerke, Jürgen Scheible, Jens Lienig
POPL
2000
ACM
15 years 3 months ago
Modular Refinement of Hierarchic Reactive Machines
with existing analysis tools. Modular reasoning principles such as abstraction, compositional refinement, and assume-guarantee reasoning are well understood for architectural hiera...
Rajeev Alur, Radu Grosu
ADBIS
2006
Springer
131views Database» more  ADBIS 2006»
15 years 5 months ago
X-Warehousing: An XML-Based Approach for Warehousing Complex Data
XML is suitable for structuring complex data coming from different sources and supported by heterogeneous formats. It allows a flexible formalism capable to represent and store d...
Omar Boussaid, Riadh Ben Messaoud, Rémy Cho...
ISSS
2002
IEEE
148views Hardware» more  ISSS 2002»
15 years 4 months ago
A Case Study of Hardware and Software Synthesis in ForSyDe
ForSyDe (FORmal SYstem DEsign) is a methodology which addresses the design of SoC applications which may contain control as well as data flow dominated parts. Starting with a for...
Ingo Sander, Axel Jantsch, Zhonghai Lu