1420 search results - page 36 / 284 » A Framework for Scheduler Synthesis |
113
click to vote
ICCAD
1995
IEEE
15 years 5 months ago
1995
IEEE
Abstract—We propose the use of the logic S1S as a mathematical framework for studying the synthesis of sequential designs. We will show that this leads to simple and mathematical...
129
click to vote
EUROMICRO
1999
IEEE
15 years 6 months ago
1999
IEEE
This paper addresses the problem of component selection, task assignment and task scheduling for distributed embedded computer systems. Such systems have a large number of constra...
ISSS
1997
IEEE
15 years 6 months ago
1997
IEEE
Integer Linear Programming ILP is commonly used in high level and system level synthesis. It is an NP-Complete problem in general cases . There exists some tools that give an o...
115
click to vote
MEMOCODE
2007
IEEE
15 years 8 months ago
2007
IEEE
Bluespec is a high-level hardware description language used for architectural exploration, hardware modeling and synthesis of semiconductor chips. In Bluespec, one views hardware ...
DATE
2000
IEEE
15 years 6 months ago
2000
IEEE
We present an approach to bus access optimization and schedulability analysis for the synthesis of hard real-time distributed embedded systems. The communication model is based on...