Sciweavers

1998 search results - page 145 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
DSN
2008
IEEE
14 years 11 months ago
Detouring: Translating software to circumvent hard faults in simple cores
CMOS technology trends are leading to an increasing incidence of hard (permanent) faults in processors. These faults may be introduced at fabrication or occur in the field. Wherea...
Albert Meixner, Daniel J. Sorin
FPL
2008
Springer
124views Hardware» more  FPL 2008»
14 years 11 months ago
Direct sigma-delta modulated signal processing in FPGA
The effectiveness of implementing bit-stream signal processing (BSSP) multiplier circuits in FPGAs, in terms of hardware resources and clock frequency, is presented. In particular...
Chiu-Wah Ng, Ngai Wong, Hayden Kwok-Hay So, Tung-S...
PPOPP
2003
ACM
15 years 3 months ago
Improving server software support for simultaneous multithreaded processors
Simultaneous multithreading (SMT) represents a fundamental shift in processor capability. SMT's ability to execute multiple threads simultaneously within a single CPU offers ...
Luke McDowell, Susan J. Eggers, Steven D. Gribble
ASAP
2007
IEEE
157views Hardware» more  ASAP 2007»
15 years 2 months ago
Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations
Monte-Carlo simulations are used in many applications, such as option pricing and portfolio evaluation. Due to their high computational load and intrinsic parallelism, they are id...
David B. Thomas, Jacob A. Bower, Wayne Luk
VMV
2004
80views Visualization» more  VMV 2004»
14 years 11 months ago
Reducing State Changes with a Pipeline Buffer
A limiting factor in the performance of a rendering system is the number of state changes, i.e., changes of the attributes material, texture, shader program, etc., in the stream o...
Jens Krokowski, Harald Räcke, Christian Sohle...