1998 search results - page 157 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
ASAP
2009
IEEE
15 years 7 months ago
2009
IEEE
—In this paper we consider a multiresolution filter and its realization on the Cell BE and GPUs. We not only present common and specific optimization strategies undertaken for ...
DATE
2005
IEEE
15 years 3 months ago
2005
IEEE
In this paper we present an approach to the design optimization of faulttolerant embedded systems for safety-critical applications. Processes are statically scheduled and communic...
103
click to vote
DATE
2007
IEEE
15 years 4 months ago
2007
IEEE
Current day network processors incorporate several architectural features including symmetric multi-processing (SMP), block multi-threading, and multiple memory elements to suppor...
FPL
2007
Springer
15 years 4 months ago
2007
Springer
The idea of changing cache attributes to suit an application has been explored for single programs. As the popularity of reconfigurable softcore systems grows and these systems in...
DATE
2006
IEEE
15 years 4 months ago
2006
IEEE
In this paper we present an overview of an on-chip noise detection circuit. Mainly, this work is different form the previous works concerning on-chip noise measurement in one or m...