Sciweavers

1998 search results - page 160 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
96
Voted
BIRTHDAY
2012
Springer
13 years 5 months ago
Masking with Randomized Look Up Tables - Towards Preventing Side-Channel Attacks of All Orders
We propose a new countermeasure to protect block ciphers implemented in leaking devices, at the intersection between One-Time Programs and Boolean masking schemes. First, we show t...
François-Xavier Standaert, Christophe Petit...
ICCD
2003
IEEE
129views Hardware» more  ICCD 2003»
15 years 7 months ago
Reducing dTLB Energy Through Dynamic Resizing
Translation Look-aside Buffer (TLB), which is small Content Addressable Memory (CAM) structure used to translate virtual addresses to physical addresses, can consume significant ...
Victor Delaluz, Mahmut T. Kandemir, Anand Sivasubr...
ETT
2006
138views Education» more  ETT 2006»
14 years 10 months ago
Comparison of modified dual queue and EDCA for VoIP over IEEE 802.11 WLAN
The popular IEEE 802.11 WLAN today does not provide any quality-of-service (QoS) because of its contention-based channel access nature of the medium access control (MAC). Therefore...
Jeonggyun Yu, Sunghyun Choi
DSD
2009
IEEE
77views Hardware» more  DSD 2009»
15 years 4 months ago
Pulse Generation for On-chip Data Transmission
Abstract—Pulse-based data transmission has been demonstrated as a power-saving and high performance alternative to level-based signalling over global distances. Key to its correc...
Simon Hollis
DSD
2008
IEEE
139views Hardware» more  DSD 2008»
14 years 12 months ago
Revisiting the Cache Effect on Multicore Multithreaded Network Processors
Caching mechanism has achieved great success in general purpose processor; however, its deployment in Network Processor (NP) raises questions over its effectiveness under the new ...
Zhen Liu, Jia Yu, Xiaojun Wang, Bin Liu, Laxmi N. ...