Sciweavers

1998 search results - page 166 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
DCC
2006
IEEE
15 years 9 months ago
Data Compression with Restricted Parsings
We consider a class of algorithms related to Lempel-Ziv that incorporate restrictions on the manner in which the data can be parsed with the goal of introducing new tradeoffs betwe...
John T. Robinson, Luis Alfonso Lastras-Monta&ntild...
ICCAD
1993
IEEE
104views Hardware» more  ICCAD 1993»
15 years 2 months ago
Parallel timing simulation on a distributed memory multiprocessor
Circuit simulation is one of the most computationally expensive tasks in circuit design and optimization. Detailed simulation at the level of precision of SPICE is usually perform...
Chih-Po Wen, Katherine A. Yelick
CAV
1997
Springer
102views Hardware» more  CAV 1997»
15 years 1 months ago
Efficient Model Checking Using Tabled Resolution
We demonstrate the feasibility of using the XSB tabled logic programming system as a programmable fixed-point engine for implementing efficient local model checkers. In particular,...
Y. S. Ramakrishna, C. R. Ramakrishnan, I. V. Ramak...
SIGMETRICS
1992
ACM
145views Hardware» more  SIGMETRICS 1992»
15 years 2 months ago
Analysis of the Generalized Clock Buffer Replacement Scheme for Database Transaction Processing
The CLOCK algorithm is a popular buffer replacement algorithm becauseof its simplicity and its ability to approximate the performance of the Least Recently Used (LRU) replacement ...
Victor F. Nicola, Asit Dan, Daniel M. Dias
MOBISYS
2011
ACM
14 years 1 months ago
Opportunistic alignment of advertisement delivery with cellular basestation overloads
This paper is motivated by two observations: (1) cellular network operators are actively exploring advertisement delivery as a new means of revenue generation, and (2) cellular ba...
Ravi Kokku, Rajesh Mahindra, Sampath Rangarajan, H...