Sciweavers

1998 search results - page 168 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
MSS
2007
IEEE
83views Hardware» more  MSS 2007»
15 years 4 months ago
The RAM Enhanced Disk Cache Project (REDCAP)
This paper presents the RAM Enhanced Disk Cache Project, REDCAP, a new cache of disk blocks which reduces the read I/O time by using a small portion of the main memory. The essent...
Pilar Gonzalez-Ferez, Juan Piernas, Toni Cortes
TRETS
2010
109views more  TRETS 2010»
14 years 4 months ago
Improving the Robustness of Ring Oscillator TRNGs
A ring oscillator based true-random number generator design (Rings design) was introduced in [1]. The design was rigorously analyzed under a mathematical model and its performance...
Sang-Kyung Yoo, Deniz Karakoyunlu, Berk Birand, Be...
ASAP
2006
IEEE
111views Hardware» more  ASAP 2006»
15 years 4 months ago
Fast Bit Compression and Expansion with Parallel Extract and Parallel Deposit Instructions
Current microprocessor instruction set architectures are word oriented, with some subword support. Many important applications, however, can realize substantial performance benefi...
Yedidya Hilewitz, Ruby B. Lee
70
Voted
CONEXT
2006
ACM
15 years 4 months ago
Secure sensor network routing: a clean-slate approach
The deployment of sensor networks in security- and safety-critical environments requires secure communication primitives. In this paper, we design, implement, and evaluate a new s...
Bryan Parno, Mark Luk, Evan Gaustad, Adrian Perrig
83
Voted
SAT
2007
Springer
121views Hardware» more  SAT 2007»
15 years 4 months ago
MiniMaxSat: A New Weighted Max-SAT Solver
In this paper we introduce MINIMAXSAT, a new Max-SAT solver that incorporates the best SAT and Max-SAT techniques. It can handle hard clauses (clauses of mandatory satisfaction as ...
Federico Heras, Javier Larrosa, Albert Oliveras