3037 search results - page 6 / 608 » A High Performance Application Representation for Reconfigur... |
80
Voted
ISVLSI
2003
IEEE
15 years 4 months ago
2003
IEEE
This paper presents the design and implementation of the new Active Memory Manager Unit (AMMU) designed to be embedded into System-on-Chip CPUs. The unit is implemented using VHDL...
103
click to vote
IPPS
2006
IEEE
15 years 5 months ago
2006
IEEE
A design flow for processor platforms with on-chip coarse-grain reconfigurable logic is presented. The reconfigurable logic is realized by a 2-Dimensional Array of Processing Elem...
103
Voted
ARC
2010
Springer
14 years 11 months ago
2010
Springer
Using FPGAs to accelerate High Performance Computing (HPC) applications is attractive, but has a huge associated cost: the time spent, not for developing efficient FPGA code but fo...
118
Voted
DOA
2001
15 years 1 months ago
2001
Distributed systems with high availability requirements have to support some form of dynamic reconfiguration. This means that they must provide the ability to be maintained or upg...
CODES
2009
IEEE
15 years 3 months ago
2009
IEEE
Field-Programmable Gate Arrays (FPGAs) have become promising mapping fabric for the implementation of System-on-Chip (SoC) platforms, due to their large capacity and their enhance...