Sciweavers

3104 search results - page 400 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
USENIX
1990
15 years 4 months ago
Efficient User-Level File Cache Management on the Sun Vnode Interface
In developing a distributed file system, there are several good reasons for implementing the client file cache manager as a user-level process. These include ease of implementatio...
David C. Steere, James J. Kistler, Mahadev Satyana...
CCS
2008
ACM
15 years 5 months ago
Code injection attacks on harvard-architecture devices
Harvard architecture CPU design is common in the embedded world. Examples of Harvard-based architecture devices are the Mica family of wireless sensors. Mica motes have limited me...
Aurélien Francillon, Claude Castelluccia
GLVLSI
2010
IEEE
187views VLSI» more  GLVLSI 2010»
15 years 8 months ago
Write activity reduction on flash main memory via smart victim cache
Flash Memory is a desirable candidate for main memory replacement in embedded systems due to its low leakage power consumption, higher density and non-volatility characteristics. ...
Liang Shi, Chun Jason Xue, Jingtong Hu, Wei-Che Ts...
IPSN
2011
Springer
14 years 6 months ago
Is there light at the ends of the tunnel? Wireless sensor networks for adaptive lighting in road tunnels
Existing deployments of wireless sensor networks (WSNs) are often conceived as stand-alone monitoring tools. In this paper, we report instead on a deployment where the WSN is a ke...
Matteo Ceriotti, Michele Corrà, Leandro D'O...
HPCA
2008
IEEE
15 years 9 months ago
Speculative instruction validation for performance-reliability trade-off
With reducing feature size, increasing chip capacity, and increasing clock speed, microprocessors are becoming increasingly susceptible to transient (soft) errors. Redundant multi...
Sumeet Kumar, Aneesh Aggarwal