Sciweavers

3104 search results - page 520 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
IPSN
2010
Springer
15 years 2 months ago
Practical modeling and prediction of radio coverage of indoor sensor networks
The robust operation of many sensor network applications depends on deploying relays to ensure wireless coverage. Radio mapping aims to predict network coverage based on a small n...
Octav Chipara, Gregory Hackmann, Chenyang Lu, Will...
EUROSYS
2007
ACM
15 years 7 months ago
STMBench7: a benchmark for software transactional memory
Software transactional memory (STM) is a promising technique for controlling concurrency in modern multi-processor architectures. STM aims to be more scalable than explicit coarse...
Rachid Guerraoui, Michal Kapalka, Jan Vitek
IEEEPACT
2006
IEEE
15 years 4 months ago
Whole-program optimization of global variable layout
On machines with high-performance processors, the memory system continues to be a performance bottleneck. Compilers insert prefetch operations and reorder data accesses to improve...
Nathaniel McIntosh, Sandya Mannarswamy, Robert Hun...
ISCAS
2007
IEEE
104views Hardware» more  ISCAS 2007»
15 years 4 months ago
Reduction of Register File Delay Due to Process Variability in VLIW Embedded Processors
Process variation in future technologies can cause severe performance degradation since different parts of the shared Register File (RF) in VLIW processors may operate at various ...
Praveen Raghavan, José L. Ayala, David Atie...
HAPTICS
2009
IEEE
15 years 4 months ago
Perceptual coding of haptic data in time-delayed teleoperation
In telepresence and teleaction systems the haptic communication channel plays a central role. As it closes a global control loop any introduced communication delay possibly destab...
Iason Vittorias, Julius Kammerl, Sandra Hirche, Ec...