Sciweavers

3104 search results - page 553 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
RSP
2008
IEEE
182views Control Systems» more  RSP 2008»
15 years 4 months ago
From Application to ASIP-based FPGA Prototype: a Case Study on Turbo Decoding
ASIP-based implementations constitute a key trend in SoC design enabling optimal tradeoffs between performance and flexibility. This paper details a case study of an ASIP-based im...
Olivier Muller, Amer Baghdadi, Michel Jéz&e...
ISPASS
2005
IEEE
15 years 3 months ago
Analysis of Network Processing Workloads
Abstract— Network processing is becoming an increasingly important paradigm as the Internet moves towards an architecture with more complex functionality inside the network. Mode...
Ramaswamy Ramaswamy, Ning Weng, Tilman Wolf
SIGECOM
2005
ACM
113views ECommerce» more  SIGECOM 2005»
15 years 3 months ago
Dynamic and secure B2B e-contract update management
Business-to-business electronic contracts provide a specification of the agreed value exchange and guarantee legal protection to companies during electronic trading relations. Imp...
Samuil Angelov, Sven Till, Paul W. P. J. Grefen
ICT
2004
Springer
131views Communications» more  ICT 2004»
15 years 3 months ago
Fairness and Protection Behavior of Resilient Packet Ring Nodes Using Network Processors
The Resilient Packet Ring IEEE 802.17 is an evolving standard for the construction of Local and Metropolitan Area Networks. The RPR protocol scales to the demands of future packet ...
Andreas Kirstädter, Axel Hof, Walter Meyer, E...
ICPP
2003
IEEE
15 years 3 months ago
Scheduling Algorithms with Bus Bandwidth Considerations for SMPs
The bus that connects processors to memory is known to be a major architectural bottleneck in SMPs. However, both software and scheduling policies for these systems generally focu...
Christos D. Antonopoulos, Dimitrios S. Nikolopoulo...