Sciweavers

1410 search results - page 55 / 282
» A Logic for Virtual Memory
Sort
View
ASPLOS
2010
ACM
15 years 4 months ago
An asymmetric distributed shared memory model for heterogeneous parallel systems
Heterogeneous computing combines general purpose CPUs with accelerators to efficiently execute both sequential control-intensive and data-parallel phases of applications. Existin...
Isaac Gelado, Javier Cabezas, Nacho Navarro, John ...
ASPDAC
1995
ACM
103views Hardware» more  ASPDAC 1995»
15 years 3 months ago
A scheduling algorithm for multiport memory minimization in datapath synthesis
- In this paper, we present a new scheduling algorithms that generates area-efficient register transfer level datapaths with multiport memories. The proposed scheduling algorithm a...
Hae-Dong Lee, Sun-Young Hwang
SOSP
2007
ACM
15 years 8 months ago
SecVisor: a tiny hypervisor to provide lifetime kernel code integrity for commodity OSes
We propose SecVisor, a tiny hypervisor that ensures code integrity for commodity OS kernels. In particular, SecVisor ensures that only approved code can execute in kernel mode ove...
Arvind Seshadri, Mark Luk, Ning Qu, Adrian Perrig
ERCIMDL
2008
Springer
126views Education» more  ERCIMDL 2008»
15 years 1 months ago
An Extensible Virtual Digital Libraries Generator
In this paper we describe the design and implementation of the VDL Generator, a tool to simplify and automatise the Digital Library development process. In particular, we discuss h...
Massimiliano Assante, Leonardo Candela, Donatella ...
CCR
2010
105views more  CCR 2010»
14 years 12 months ago
A platform for high performance and flexible virtual routers on commodity hardware
Multi-core CPUs, along with recent advances in memory and buses, render commodity hardware a strong candidate for software router virtualization. In this context, we present the d...
Norbert Egi, Adam Greenhalgh, Mark Handley, Micka&...