1410 search results - page 60 / 282 » A Logic for Virtual Memory |
116
click to vote
FPGA
1998
ACM
15 years 4 months ago
1998
ACM
It has become clear that large embedded con gurable memory arrays will be essential in future FPGAs. Embedded arrays provide high-density high-speed implementations of the storage...
108
click to vote
ICCAD
2009
IEEE
14 years 9 months ago
2009
IEEE
Present application specific embedded systems tend to choose instruction set extensions (ISEs) based on limitations imposed by the available data bandwidth to custom functional un...
ASPDAC
2001
ACM
15 years 3 months ago
2001
ACM
- This paper presents encoding techniques to optimize the switching activity on a multiplexed DRAM address bus. The DRAM switching activity can be classified either as external (be...
103
click to vote
ENTCS
2008
14 years 12 months ago
2008
This paper presents our solutions to some problems we encountered in an ongoing attempt to verify the micro-hypervisor currently developed within the Robin project. The problems t...
100
click to vote
HPCA
2006
IEEE
16 years 6 days ago
2006
IEEE
In high-end processors, increasing the number of in-flight instructions can improve performance by overlapping useful processing with long-latency accesses to the main memory. Buf...