3239 search results - page 418 / 648 » A Logical Process Calculus |
124
Voted
ARITH
1999
IEEE
15 years 8 months ago
1999
IEEE
This paper presents mathematical foundtions of the Overlap Resolution Number System (ORNS) which employs signed Continuous Valued Digits (CVD's). ORNS is a redundant Number S...
129
Voted
DATE
1999
IEEE
1999
IEEE
Accounting for Various Register Allocation Schemes During Post-Synthesis Verification of RTL Designs
15 years 8 months ago
This paper reports a formal methodology for verifying a broad class of synthesized register-transfer-level (RTL) designs by accommodating various register allocation/optimization ...
122
Voted
DATE
1997
IEEE
15 years 8 months ago
1997
IEEE
Behavioral simulation is faster than gate-level logic simulation, however, the simulation speed is too slow for large systems. Simulation specific machines accelerated simulation ...
149
Voted
LICS
1994
IEEE
15 years 7 months ago
1994
IEEE
We develop a model for timed, reactive computation by extending the asynchronous, untimed concurrent constraint programming model in a simple and uniform way. In the spirit of pro...
103
click to vote
ER
2006
Springer
15 years 7 months ago
2006
Springer
Abstract. The United Nation's Centre for Trade Facilitation and Electronic Business (UN/CEFACT) is an e-business standardization body. It is known from its work on UN/EDIFACT ...