39 search results - page 4 / 8 » A Low Power Approach to Floating Point Adder Design |
111
Voted
ARITH
2009
IEEE
15 years 1 months ago
2009
IEEE
This paper deals with the design and implementation of low latency software for binary floating-point division with correct rounding to nearest. The approach we present here targe...
105
click to vote
WOTUG
2008
14 years 11 months ago
2008
Most motion control systems for mechatronic systems are implemented on digital computers. In this paper we present an FPGA based solution implemented on a low cost Xilinx Spartan I...
PACS
2000
Springer
15 years 1 months ago
2000
Springer
Power dissipation is a major concern not only for portable systems, but also for high-performance systems. In the past, energy consumption and processor heating was reduced mainly...
DAC
2007
ACM
15 years 10 months ago
2007
ACM
This paper presents a variation resilient circuit design technique for maintaining parametric yield of design under inherent variation in process parameters. We propose to utilize...
MICRO
2003
IEEE
15 years 2 months ago
2003
IEEE
With increasing clock frequencies and silicon integration, power aware computing has become a critical concern in the design of embedded processors and systems-on-chip. One of the...