Sciweavers

350 search results - page 57 / 70
» A Low Power TLB Structure for Embedded Systems
Sort
View
FAST
2003
14 years 11 months ago
Semantically-Smart Disk Systems
We propose and evaluate the concept of a semantically-smart disk system (SDS). As opposed to a traditional “smart” disk, an SDS has detailed knowledge of how the file system ...
Muthian Sivathanu, Vijayan Prabhakaran, Florentina...
ICCS
2009
Springer
15 years 4 months ago
GPU Accelerated RNA Folding Algorithm
Many bioinformatics studies require the analysis of RNA or DNA structures. More specifically, extensive work is done to elaborate efficient algorithms able to predict the 2-D fold...
Guillaume Rizk, Dominique Lavenier
VTS
2005
IEEE
95views Hardware» more  VTS 2005»
15 years 3 months ago
SRAM Retention Testing: Zero Incremental Time Integration with March Algorithms
Testing data retention faults (DRFs), particularly in integrated systems on chip comprised of very large number of various sizes and types of embedded SRAMs is challenging and typ...
Baosheng Wang, Yuejian Wu, Josh Yang, André...
ICCD
1999
IEEE
110views Hardware» more  ICCD 1999»
15 years 2 months ago
TriMedia CPU64 Architecture
We present a new VLIW core as a successor to the TriMedia TM1000. The processor is targeted for embedded use in media-processing devices like DTVs and set-top boxes. Intended as a...
Jos T. J. van Eijndhoven, Kees A. Vissers, Evert-J...
TCSV
2002
103views more  TCSV 2002»
14 years 9 months ago
A scalable and programmable architecture for 2-D DWT decoding
The compression of still images by means of the discrete wavelet transform (DWT), adopted in the JPEG-2000 and MPEG-4 standards, is becoming more and more widespread because it yie...
Massimo Ravasi, L. Tenze, Marco Mattavelli