Sciweavers

743 search results - page 10 / 149
» A Mechanism for Communicating in Dynamically Reconfigurable ...
Sort
View
86
Voted
CBSE
2007
Springer
15 years 3 months ago
Experience with Safe Dynamic Reconfigurations in Component-Based Embedded Systems
Juraj Polakovic, Sebastien Mazare, Jean-Bernard St...
DATE
2010
IEEE
120views Hardware» more  DATE 2010»
15 years 2 months ago
UML design for dynamically reconfigurable multiprocessor embedded systems
Jorgiano Vidal, Florent de Lamotte, Guy Gogniat, J...
CODES
2009
IEEE
15 years 1 months ago
Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems
Field-Programmable Gate Arrays (FPGAs) have become promising mapping fabric for the implementation of System-on-Chip (SoC) platforms, due to their large capacity and their enhance...
Vincenzo Rana, Srinivasan Murali, David Atienza, M...
ERSA
2006
100views Hardware» more  ERSA 2006»
14 years 11 months ago
Relocation and Defragmentation for Heterogeneous Reconfigurable Systems
Current FPGAs are heterogeneous partially reconfigurable architectures, consisting of several resource types, e. g., logic cells and embedded memory. By using partial reconfigurat...
Markus Koester, Heiko Kalte, Mario Porrmann
CF
2004
ACM
15 years 3 months ago
The happy marriage of architecture and application in next-generation reconfigurable systems
New applications and standards are first conceived only for functional correctness and without concerns for the target architecture. The next challenge is to map them onto an arch...
Ingrid Verbauwhede, Patrick Schaumont