3394 search results - page 124 / 679 » A Modal Model of Memory |
102
Voted
MTDT
2000
IEEE
15 years 5 months ago
2000
IEEE
A new approach to diagnostic testing of embedded memories is presented which enables the design of tests that provide complete detection and distinguishing of all faults in a give...
118
Voted
CORR
2006
Springer
15 years 20 days ago
2006
Springer
The design of complex Systems-on-Chips implies to take into account communication and memory access constraints for the integration of dedicated hardware accelerator. In this paper...
108
Voted
ICASSP
2008
IEEE
15 years 7 months ago
2008
IEEE
Multiple memory banks design is employed in many high performance DSP processors. This architectural feature supports higher memory bandwidth by allowing multiple data memory acce...
87
Voted
ICCAD
1997
IEEE
15 years 4 months ago
1997
IEEE
Memory-intensive behaviors often contain large arrays that are synthesized into off-chip memories. With the increasing gap between on-chip and off-chip memory access delays, it is...
IROS
2006
IEEE
15 years 6 months ago
2006
IEEE
— The stiffness modeling for a compliant parallel manipulator (CPM) is very important since it provides a basis for the characterization of static, modal, and dynamic behavior of...