3394 search results - page 629 / 679 » A Modal Model of Memory |
106
Voted
ALGOSENSORS
2007
Springer
15 years 6 months ago
2007
Springer
e for abstract modeling, algorithmic design and analysis to achieve provably efficient, scalable and fault-tolerant realizations of such huge, highly-dynamic, complex, non-conventi...
122
click to vote
FPGA
2007
ACM
15 years 6 months ago
2007
ACM
Chip-multiprocessors are quickly gaining momentum in all segments of computing. However, the practical success of CMPs strongly depends on addressing the difficulty of multithread...
121
click to vote
IEEEPACT
2006
IEEE
15 years 6 months ago
2006
IEEE
As chip multiprocessors (CMPs) become increasingly mainstream, architects have likewise become more interested in how best to share a cache hierarchy among multiple simultaneous t...
88
Voted
MICRO
2006
IEEE
15 years 6 months ago
2006
IEEE
To protect processor logic from soft errors, multicore redundant architectures execute two copies of a program on separate cores of a chip multiprocessor (CMP). Maintaining identi...
117
Voted
VALUETOOLS
2006
ACM
15 years 6 months ago
2006
ACM
Cache locality optimization is an efficient way for reducing the idle time of modern processors in waiting for needed data. This kind of optimization can be achieved either on the...