881 search results - page 118 / 177 » A Model of Tolerance |
DC
2007
2007
Booting clock synchronization in partially synchronous systems with hybrid process and link failures
14 years 9 months ago
This paper provides description and analysis of a new clock synchronization algorithm for synchronous and partially synchronous systems with unknown upper and lower bounds on delay...
INFOCOM
2009
IEEE
15 years 4 months ago
2009
IEEE
Abstract—It is challenging to provide authentication to timecritical multicast data, where low end-to-end delay is of crucial importance. Consequently, it requires not only effi...
ISCA
2007
IEEE
15 years 4 months ago
2007
IEEE
ACE analysis is a technique to provide an early reliability estimate for microprocessors. ACE analysis couples data from performance models with low level design details to identi...
114
click to vote
ISPA
2004
Springer
15 years 3 months ago
2004
Springer
Static DHT topologies influence important features of such DHTs such as scalability, communication load balancing, routing efficiency and fault tolerance. Nevertheless, it is co...
ESORICS
2008
Springer
14 years 11 months ago
2008
Springer
Gathering and processing sensitive data is a difficult task. In fact, there is no common recipe for building the necessary information systems. In this paper, we present a provably...