Sciweavers

37 search results - page 5 / 8
» A Modular Partitioning Approach for Asynchronous Circuit Syn...
Sort
View
83
Voted
FM
2003
Springer
107views Formal Methods» more  FM 2003»
15 years 2 months ago
A Formal Framework for Modular Synchronous System Design
We present the formal framework for a novel approach for specifying and automatically implementing systems such as digital circuits and network protocols. The goal is to reduce the...
Maria-Cristina V. Marinescu, Martin C. Rinard
76
Voted
ASYNC
2003
IEEE
119views Hardware» more  ASYNC 2003»
15 years 2 months ago
Asynchronous DRAM Design and Synthesis
We present the design of a high performance on-chip pipelined asynchronous DRAM suitable for use in a microprocessor cache. Although traditional DRAM structures suffer from long a...
Virantha N. Ekanayake, Rajit Manohar
ISMVL
2010
IEEE
209views Hardware» more  ISMVL 2010»
15 years 2 months ago
Secure Design Flow for Asynchronous Multi-valued Logic Circuits
—The purpose of secure devices such as smartcards is to protect secret information against software and hardware attacks. Implementation of the appropriate protection techniques ...
Ashur Rafiev, Julian P. Murphy, Alexandre Yakovlev
ICCAD
2001
IEEE
111views Hardware» more  ICCAD 2001»
15 years 6 months ago
Congestion Aware Layout Driven Logic Synthesis
In this paper, we present novel algorithms that effectively combine physical layout and early logic synthesis to improve overall design quality. In addition, we employ partitionin...
Thomas Kutzschebauch, Leon Stok
84
Voted
APN
2005
Springer
15 years 3 months ago
Determinate STG Decomposition of Marked Graphs
STGs give a formalism for the description of asynchronous circuits based on Petri nets. To overcome the state explosion problem one may encounter during circuit synthesis, a nondet...
Mark Schäfer, Walter Vogler, Petr Jancar