Sciweavers

36 search results - page 3 / 8
» A Near Optimal Algorithm for Technology Mapping Minimizing A...
Sort
View
ISPD
1997
ACM
186views Hardware» more  ISPD 1997»
13 years 10 months ago
EWA: exact wiring-sizing algorithm
The wire sizing problem under inequality Elmore delay constraints is known to be posynomial, hence convex under an exponential variable-transformation. There are formal methods fo...
Rony Kay, Gennady Bucheuv, Lawrence T. Pileggi
ICCAD
1999
IEEE
88views Hardware» more  ICCAD 1999»
13 years 10 months ago
Performance optimization under rise and fall parameters
Typically,cell parameterssuch as the pin-to-pinintrinsicdelays, load-dependentcoe cients,andinputpin capacitanceshavedifferent values for rising and falling signals. The performan...
Rajeev Murgai
ICCAD
1997
IEEE
117views Hardware» more  ICCAD 1997»
13 years 10 months ago
Generalized matching from theory to application
This paper presents a novel approach for post-mapping optimization. We exploit the concept of generalized matching, a technique that nds symbolically all possible matching assignm...
Patrick Vuillod, Luca Benini, Giovanni De Micheli
ISQED
2006
IEEE
78views Hardware» more  ISQED 2006»
14 years 13 days ago
Simultaneous Statistical Delay and Slew Optimization for Interconnect Pipelines
Process variation has become a major concern in the design of many nanometer circuits, including interconnect pipelines. This paper develops closed-form models to predict the dela...
Andrew Havlir, David Z. Pan
FPGA
2000
ACM
109views FPGA» more  FPGA 2000»
13 years 10 months ago
Heterogeneous technology mapping for FPGAs with dual-port embedded memory arrays
It has become clear that on-chip storage is an essential component of high-density FPGAs. These arrays were originally intended to implement storage, but recent work has shown tha...
Steven J. E. Wilton