Sciweavers

238 search results - page 12 / 48
» A Network Congestion-Aware Memory Controller
Sort
View
CIC
2006
148views Communications» more  CIC 2006»
15 years 1 months ago
RPC LSP Detection and Fuzzy Control Mechanisms in ATM Based MPLS on BcN
A major goal of the BcN (Broadband Convergence Network) is to facilitate convergence of networks and services. Many transport-related technologies were considered. One technology ...
Chulsoo Kim, Semyung Park, Taewan Kim, Jungtae Lee
HOTI
2008
IEEE
15 years 6 months ago
OCDIMM: Scaling the DRAM Memory Wall Using WDM Based Optical Interconnects
—We present OCDIMM (Optically Connected DIMM), a CPU-DRAM interface that takes advantage of multiwavelength optical interconnects. We show that OCDIMM has at least three key bene...
Amit Hadke, Tony Benavides, S. J. Ben Yoo, Rajeeva...
ICRA
2003
IEEE
156views Robotics» more  ICRA 2003»
15 years 5 months ago
Wet Shape Memory Alloy Actuators for Active Vasculated Robotic Flesh
− A new type of actuator is presented where Shape Memory Alloy (SMA) wires are embedded within artificial “blood vessels.” Fluid flowing through vessels allows the SMA wires ...
Stephen A. Mascaro, H. Harry Asada
ISCA
1998
IEEE
114views Hardware» more  ISCA 1998»
15 years 3 months ago
Tempest and Typhoon: User-Level Shared Memory
Future parallel computers must efficiently execute not only hand-coded applications but also programs written in high-level, parallel programming languages. Today's machines ...
Steven K. Reinhardt, James R. Larus, David A. Wood
HPCA
1996
IEEE
15 years 3 months ago
Protected, User-Level DMA for the SHRIMP Network Interface
Traditional DMA requires the operating system to perform many tasks to initiate a transfer, with overhead on the order of hundreds or thousands of CPU instructions. This paper des...
Matthias A. Blumrich, Cezary Dubnicki, Edward W. F...