497 search results - page 47 / 100 » A Network on Chip Architecture and Design Methodology |
107
click to vote
DAC
1999
ACM
15 years 4 months ago
1999
ACM
As the CMOS technology enters the deep submicron design era, the lateral inter-wire coupling capacitance becomes the dominant part of load capacitance and makes RC delay on the bu...
DAC
1991
ACM
15 years 3 months ago
1991
ACM
REX is a program that extracts parasitic resistance and capacitance values for nodes in VLSI layouts. REX also performs network serial and parallel simplifications. Two types of n...
DATE
2006
IEEE
15 years 5 months ago
2006
IEEE
As the complexity of nowadays systems continues to grow, we are moving away from creating individual components from scratch, toward methodologies that emphasize composition of re...
FPL
2008
Springer
15 years 1 months ago
2008
Springer
In the context of FPGAs, system downgrade consists in preventing the update of the hardware configuration or in replaying an old bitstream. The objective can be to preclude a syst...
DAC
2002
ACM
16 years 24 days ago
2002
ACM
At-speed testing of high-speed circuits is becoming increasingly difficult with external testers due to the growing gap between design and tester performance, growing cost of high...