Sciweavers

497 search results - page 53 / 100
» A Network on Chip Architecture and Design Methodology
Sort
View
RE
2009
Springer
15 years 6 months ago
[vem: xi: ] - A Methodology for Process Based Requirements Engineering
Service-oriented architectures (SOA) aim at the alignment of business and IT by having a clear business process-centric focus. In order to reach that goal, real-world business pro...
Philipp Liegl, Rainer Schuster, Marco Zapletal, Ch...
SBCCI
2005
ACM
123views VLSI» more  SBCCI 2005»
15 years 5 months ago
Fault tolerance overhead in network-on-chip flow control schemes
Flow control mechanisms in Network-on-Chip (NoC) architectures are critical for fast packet propagation across the network and for low idling of network resources. Buffer manageme...
Antonio Pullini, Federico Angiolini, Davide Bertoz...
VLSID
2000
IEEE
90views VLSI» more  VLSID 2000»
15 years 4 months ago
Performance Analysis of Systems with Multi-Channel Communication Architectures
This paper presents a novel system performance analysis technique to support the design of custom communication architectures for System-on-Chip ICs. Our technique fills a gap in...
Kanishka Lahiri, Sujit Dey, Anand Raghunathan
HPCA
2009
IEEE
16 years 11 days ago
A low-radix and low-diameter 3D interconnection network design
Interconnection plays an important role in performance and power of CMP designs using deep sub-micron technology. The network-on-chip (NoCs) has been proposed as a scalable and hi...
Bo Zhao, Jun Yang 0002, Xiuyi Zhou, Yi Xu, Youtao ...
ICCAD
2000
IEEE
115views Hardware» more  ICCAD 2000»
15 years 4 months ago
Challenges and Opportunities in Broadband and Wireless Communication Designs
Communication designs form the fastest growing segment of the semiconductor market. Both network processors and wireless chipsets have been attracting a great deal of research att...
Jan M. Rabaey, Miodrag Potkonjak, Farinaz Koushanf...