Sciweavers

497 search results - page 75 / 100
» A Network on Chip Architecture and Design Methodology
Sort
View
ICCD
2008
IEEE
120views Hardware» more  ICCD 2008»
15 years 8 months ago
Near-optimal oblivious routing on three-dimensional mesh networks
— The increasing viability of three dimensional (3D) silicon integration technology has opened new opportunities for chip architecture innovations. One direction is in the extens...
Rohit Sunkam Ramanujam, Bill Lin
WWW
2011
ACM
14 years 6 months ago
Measuring a commercial content delivery network
Content delivery networks (CDNs) have become a crucial part of the modern Web infrastructure. This paper studies the performance of the leading content delivery provider – Akama...
Sipat Triukose, Zhihua Wen, Michael Rabinovich
DAC
2003
ACM
15 years 5 months ago
A timing-accurate modeling and simulation environment for networked embedded systems
The design of state-of-the-art, complex embedded systems requires the capability of modeling and simulating the complex networked environment in which such systems operate. This i...
Franco Fummi, Giovanni Perbellini, Paolo Gallo, Ma...
MOBIMEDIA
2007
15 years 1 months ago
Providing reliability and QoS in multi-hop wireless networks: the ADHOCSYS approach
Multi-hop wireless networks appear as a promising means for providing broadband Internet access in rural and mountain regions. Reliability and QoS are among others two important a...
Paolo Bucciol, Luca Leschiutta, Nikos Fragoulis, F...
GLVLSI
2002
IEEE
108views VLSI» more  GLVLSI 2002»
15 years 4 months ago
Protected IP-core test generation
Design simplification is becoming necessary to respect the target time-to-market of SoCs, and this goal can be obtained by using predesigned IP-cores. However, their correct inte...
Alessandro Fin, Franco Fummi