Sciweavers

16 search results - page 3 / 4
» A New Buffer Cache Design Exploiting Both Temporal and Conte...
Sort
View
ISLPED
2005
ACM
98views Hardware» more  ISLPED 2005»
13 years 11 months ago
Synonymous address compaction for energy reduction in data TLB
Modern processors can issue and execute multiple instructions per cycle, often performing multiple memory operations simultaneously. To reduce stalls due to resource conflicts, m...
Chinnakrishnan S. Ballapuram, Hsien-Hsin S. Lee, M...
FAST
2011
12 years 9 months ago
Leveraging Value Locality in Optimizing NAND Flash-based SSDs
: NAND flash-based solid-state drives (SSDs) are increasingly being deployed in storage systems at different levels such as buffer-caches and even secondary storage. However, the ...
Aayush Gupta, Raghav Pisolkar, Bhuvan Urgaonkar, A...
SIGCOMM
2009
ACM
14 years 23 days ago
Optimizing the BSD routing system for parallel processing
The routing architecture of the original 4.4BSD [3] kernel has been deployed successfully without major design modification for over 15 years. In the unified routing architectur...
Qing Li, Kip Macy
MIDDLEWARE
2004
Springer
13 years 11 months ago
Foreseer: A Novel, Locality-Aware Peer-to-Peer System Architecture for Keyword Searches
Peer-to-peer (P2P) systems are becoming increasingly popular and complex, serving millions of users today. However, the design of current unstructured P2P systems does not take ful...
Hailong Cai, Jun Wang
VLDB
2004
ACM
143views Database» more  VLDB 2004»
13 years 11 months ago
Clotho: Decoupling memory page layout from storage organization
As database application performance depends on the utilization of the memory hierarchy, smart data placement plays a central role in increasing locality and in improving memory ut...
Minglong Shao, Jiri Schindler, Steven W. Schlosser...