Sciweavers

3480 search results - page 596 / 696
» A New Era of Performance Evaluation
Sort
View
EUROSYS
2010
ACM
15 years 10 months ago
A Comprehensive Scheduler for Asymmetric Multicore Systems
Symmetric-ISA (instruction set architecture) asymmetricperformance multicore processors were shown to deliver higher performance per watt and area for codes with diverse architect...
Juan Carlos Saez, Manuel Prieto Matias, Alexandra ...
ICCAD
2002
IEEE
141views Hardware» more  ICCAD 2002»
15 years 10 months ago
A hierarchical modeling framework for on-chip communication architectures
— The communication sub-system of complex IC systems is increasingly critical for achieving system performance. Given this, it is important that the on-chip communication archite...
Xinping Zhu, Sharad Malik
ICDE
2008
IEEE
182views Database» more  ICDE 2008»
15 years 8 months ago
Two-phase schema matching in real world relational databases
— We propose a new approach to the problem of schema matching in relational databases that merges the hybrid and composite approach of combining multiple individual matching tech...
Nikolaos Bozovic, Vasilis Vassalos
ICSM
2007
IEEE
15 years 7 months ago
A Maintainable Software Architecture for Fast and Modular Bioinformatics Sequence Search
Bioinformaticists use the Basic Local Alignment Search Tool (BLAST) to characterize an unknown sequence by comparing it against a database of known sequences, thus detecting evolu...
Jeremy S. Archuleta, Eli Tilevich, Wu-chun Feng
RTAS
2007
IEEE
15 years 7 months ago
Full Duplex Switched Ethernet for Next Generation "1553B"-Based Applications
Over the last thirty years, the MIL-STD 1553B data bus has been used in many embedded systems, like aircrafts, ships, missiles and satellites. However, the increasing number and c...
Ahlem Mifdaoui, Fabrice Frances, Christian Fraboul