Sciweavers

935 search results - page 96 / 187
» A New Statistical Optimization Algorithm for Gate Sizing
Sort
View
GECCO
2009
Springer
254views Optimization» more  GECCO 2009»
15 years 9 months ago
Agglomerative genetic algorithm for clustering in social networks
Size and complexity of data repositories collaboratively created by Web users generate a need for new processing approaches. In this paper, we study the problem of detection of ï¬...
Marek Lipczak, Evangelos E. Milios
DAC
2009
ACM
16 years 4 months ago
Handling don't-care conditions in high-level synthesis and application for reducing initialized registers
Don't-care conditions provide additional flexibility in logic synthesis and optimization. However, most work only focuses on the gate level because it is difficult to handle ...
Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo
FPGA
2007
ACM
185views FPGA» more  FPGA 2007»
15 years 9 months ago
Power-aware FPGA logic synthesis using binary decision diagrams
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
Kevin Oo Tinmaung, David Howland, Russell Tessier
ICCAD
1998
IEEE
76views Hardware» more  ICCAD 1998»
15 years 7 months ago
Functional debugging of systems-on-chip
Due to the exponential growth of both design complexity and the number of gates per pin, functional debugging has emerged as a critical step in the development of a system-on-chip...
Darko Kirovski, Miodrag Potkonjak, Lisa M. Guerra
GECCO
2005
Springer
134views Optimization» more  GECCO 2005»
15 years 8 months ago
Predicting mining activity with parallel genetic algorithms
We explore several different techniques in our quest to improve the overall model performance of a genetic algorithm calibrated probabilistic cellular automata. We use the Kappa ...
Sam Talaie, Ryan E. Leigh, Sushil J. Louis, Gary L...