62 search results - page 8 / 13 » A Non-binary Parallel Arithmetic Architecture |
329
click to vote
ICFP
2012
ACM
13 years 7 months ago
2012
ACM
Graphics processing units (GPUs) provide both memory bandwidth and arithmetic performance far greater than that available on CPUs but, because of their Single-Instruction-Multiple...
128
Voted
ICPP
1993
IEEE
15 years 9 months ago
1993
IEEE
:. In designing application-specific bit-level architectures and in programming existing bit-level processor arrays, it is necessary to expand a word-level algorithm into its bit-...
151
click to vote
MICRO
1998
IEEE
15 years 9 months ago
1998
IEEE
Media applications are characterized by large amounts of available parallelism, little data reuse, and a high computation to memory access ratio. While these characteristics are p...
150
click to vote
PPOPP
2005
ACM
15 years 10 months ago
2005
ACM
As the number of processors in today’s high performance computers continues to grow, the mean-time-to-failure of these computers are becoming significantly shorter than the exe...
194
Voted
IPPS
1997
IEEE
15 years 9 months ago
1997
IEEE
We present the Data Parallel Fortran (DPF) benchmark suite, a set of data parallel Fortran codes forevaluatingdata parallel compilers appropriatefor any target parallel architectu...